

FIG. 1B




FIG. 2A

ARRANGEMENT OF INTEGRATED CIRCUITS
IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed.: January 27, 2004 Atty Docket: NETL.001DV3

4 of 9




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4A

ARRANGEMENT OF INTEGRATED CIRCUITS
IN A MEMORY MODULE

Inventors: Jayesh R. Bhakta et al.

Filed.: January 27, 2004 Atty Docket: NETL.001DV3

8 of 9




FIG. 4B




FIG. 4C